We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Digital IC Design Engineer-Verilog RTL

SRI International
United States, New Jersey, Princeton
201 Washington Road (Show on map)
May 15, 2025

Digital IC Design Engineer-Verilog RTL
Job Locations

US-NJ-Princeton


ID
2025-6182

Category
Engineering

Position Type
Full-Time

Worker Type
Hybrid



Overview

For more than 60 years, SRI has innovated, developed, and delivered next-generation imaging capabilities and systems for commercial, defense, space, and scientific applications. Today, the Center for Advanced Imaging is pioneering next-generation technologies that are changing the way we see and understand our world across the electro-optical spectrum. From design to fabrication, we develop and deploy complex imagers for space, scientific imaging, commercial applications, spectroscopy and more.

The Center for Advanced Imaging Electrical Engineering Team is seeking an innovative and highly motivated individual to join us in the development of state-of-the-art IC designs for numerous commercial, spacecraft, and government applications. The ideal candidate would join a multidisciplinary group dedicated to the development of complex electronics for applications such as low light imaging cameras, space base imaging cameras, LiDAR cameras, including ROIC and Imagers for those applications.

The position will work a hybrid schedule, 3-4 days a week in our Princeton, NJ office and 1-2 days working remotely.



Responsibilities

    Digital logic design using RTL (Verilog preferred), verification and documentation of detailed design solutions that involve SOC, ROIC or FPGA implementations, ensuring they meet performance, power, and area constraints, and collaborating with cross-functional teams for integration and verification. This includes high speed digital designs that interface to DDR memory systems as well as high speed digital interfaces (1GHz+) and high speed SERDES interfaces (>2 GHz) as well as complex FSM and control logic for these applications.
  • Design high-speed data paths to implement arithmetic functions and signal processing algorithms as needed, as well as complex control state machines.
  • Design and development of test benches and quality/test requirements for each design.
  • Collaboration with Analog IC designers, Physical Design Engineers, HW PCB designers, Software developers, and Mechanical team members to produce high quality designs. This includes working with the entire design team to meet design specifications and requirements.
  • Accurately and concisely present design and simulation results to clients, colleagues, designers, and managers.


Qualifications

  • Bacherlors in Electrical Engineering/Computer Engineering or a related field, Masters degree preferred. New grad Bachelors and Masters students welcome to apply!
  • 1-5 years of related experience a plus
  • Due to government contract requirements candidates must be a US Citizen
  • Understanding of digital logic design and verification principals
  • Proficiency in RTL coding and verification using Verilog/SystemVerilog
  • Knowledge of logic synthesis and timing analysis
  • Knowledge of computer arithmetic, digital signal processing and related VLSI architectures
  • Knowledge of Microsoft Office products including Visio
  • Ability to identify and solve complex design problems and strong analytical and debugging skills
  • Excellent written and verbal communication skills, ability to work effectively in a team environment

Desired qualifications:

  • Video and imaging application experience, including camera or imager design for visible and LiDAR type cameras/applications.
  • Additional RTL coding languages - SystemVerilog, VHDL
  • Experience with simulation tools like Mentor Modelsim or Questa, Cadence Xcelium
  • Experience with design for test (DFT) methodologies
  • Understanding of physical implementation, including logic synthesis and experience with Cadence Genus or similar
  • Understanding of STA and experience with Cadence Tempus
  • Experience with Cadence Conformal
  • Some FPGA design experience with Xilinx, Altera, and Lattice
  • Experience with CM tools like Omnify (PLM) and SVN (Rev Control) or similar
    MATLAB, Python, Perl or other SW language knowledge for scripting and test bench automation
  • Familiar with common test equipment such as oscilloscopes, function generators, VOM, logic analyzers, parametric analyzers, etc.
  • Modest travel, less than 5%

The salary range is: $70,398-$105,381. Salary ranges will vary and are based on several factors, including geographic location, market competitiveness and equity amongst internal employees in similar roles. Positions may also qualify for SRI's Pay for Outstanding Performance program or the annual Performance Based Compensation program. SRI also has a competitive benefits package, to view details please go to https://www.sri.com/resources/benefits/. SRI will accept applications until the position is filled.

SRI is an independent nonprofit research institute headquartered in Menlo Park, Calif., with a rich history of supporting government and industry. We create and deliver world-changing solutions for a safer, healthier, and more sustainable future. For more than 75 years, we have collaborated across technical and scientific disciplines to discover and develop groundbreaking products and technologies and bring innovations and ideas to the marketplace.

Applied = 0

(web-7fb47cbfc5-n2jr4)